

PHASE CONTROL THYRISTOR

AT880LT

Repetitive voltage up to

5200 V

Mean forward current

2234 A

Surge current

48 kA

FINAL SPECIFICATION

Nov. 20 - Issue: 0



Symbol	Characteristic	Conditions	T _j [°C]	Value	Unit
BLOCKING					
V _{RRM}	Repetitive peak reverse voltage		125	5200	V
V _{RSM}	Non-repetitive peak reverse voltage		125	5300	V
V _{DRM}	Repetitive peak off-state voltage		125	5200	V
I _{RRM}	Repetitive peak reverse current	V=VRRM	125	200	mA
I _{DRM}	Repetitive peak off-state current	V=VDRM	125	200	mA
CONDUCTING					
I _{T(AV)}	Mean forward current	180° sin ,50 Hz, Th=55°C, double side cooled		2774	A
I _{T(AV)}	Mean forward current	180° sin ,50 Hz, Tc=85°C, double side cooled		2234	A
I _{TSM}	Surge forward current	Sine wave, 10 ms	125	48	kA
I ² t	I ² t	without reverse voltage		11520 x 10 ³	A ² s
V _T	On-state voltage	On-state current = 3000 A	125	2.00	V
V _{T(TO)}	Threshold voltage		125	1.10	V
r _T	On-state slope resistance		125	0.300	mohm
SWITCHING					
di/dt	Critical rate of rise of on-state current, min.	From 67% VDRM up to 2ITAV; IG=2A	125	800	A/μs
dv/dt	Critical rate of rise of off-state voltage, min.	Linear ramp up to 67% of VDRM	125	1000	V/μs
t _d	Gate controlled delay time, typical	VD=40%VDRM IT=2000A; gate pulse 2A , tgp=.50 μs	25	4	μs
t _q	Circuit commutated turn-off time, typical	dv/dt = 50 V/μs linear up to 67% VDRM		800	μs
Q _{rr}	Reverse recovery charge	di/dt = 10 A/μs, I= 2000 A	125		μC
I _{rr}	Peak reverse recovery current	VR= 100 V			A
I _H	Holding current, typical	VD=12V, gate open circuit	25	300	mA
I _L	Latching current, typical	VD=12V, tp=30μs	25	1500	mA
GATE					
V _{GT}	Gate trigger voltage	VD=12V	25	3.50	V
I _{GT}	Gate trigger current	VD=12V	25	400	mA
V _{GD}	Non-trigger gate voltage, min.	VD=VDRM	125	0.35	V
V _{FGM}	Peak gate voltage (forward)			30	V
I _{FGM}	Peak gate current			10	A
V _{RGM}	Peak gate voltage (reverse)			10	V
P _{GM}	Peak gate power dissipation	Pulse width 100 μs		150	W
P _G	Average gate power dissipation			2	W
MOUNTING					
R _{th(j-h)}	Thermal impedance, DC	Junction to heatsink, double side cooled		8.0	°C/kW
R _{th(c-h)}	Thermal impedance	Case to heatsink, double side cooled		1.5	°C/kW
T _j	Operating junction temperature			-30 / 125	°C
F	Mounting force			60.0 / 80.0	kN
	Mass			1900	g

ORDERING INFORMATION : AT880LT S 52

standard specification VRRM/100



DISSIPATION CHARACTERISTICS

SQUARE WAVE



DISSIPATION CHARACTERISTICS

SINE WAVE




AT880LT PHASE CONTROL THYRISTOR




FINAL SPECIFICATION Nov. 20 - Issue: 0



ON-STATE CHARACTERISTIC
T_j = 125 °C



SURGE CHARACTERISTIC
T_j = 125 °C



TRANSIENT THERMAL IMPEDANCE
DOUBLE SIDE COOLED



Dimensions
in mm



All the characteristics given in this data sheet are guaranteed only with uniform clamping force, cleaned and lubricated heatsink, surfaces with flatness < .03 mm and roughness < 2 μm. In the interest of product improvement POSEICO SpA reserves the right to change any data given in this data sheet at any time without previous notice. If not stated otherwise the maximum value of ratings (symbols over shaded background) and characteristics is reported.

Distributed by

