

## FAST SWITCHING THYRISTOR

# ATF857


Repetitive voltage up to **1200 V**  
Mean on-state current **830 A**  
Surge current **9 kA**  
Turn-off time **25 µs**

### FINAL SPECIFICATION


gen 18 - ISSUE : 05

Symbol	Characteristic	Conditions	T <sub>j</sub> [°C]	Value	Unit
<b>BLOCKING</b>					
V <sub>RRM</sub>	Repetitive peak reverse voltage		125	1200	V
V <sub>RSM</sub>	Non-repetitive peak reverse voltage		125	1300	V
V <sub>DRM</sub>	Repetitive peak off-state voltage		125	1200	V
I <sub>RRM</sub>	Repetitive peak reverse current	V=VRRM	125	50	mA
I <sub>DRM</sub>	Repetitive peak off-state current	V=VDRM	125	50	mA
<b>CONDUCTING</b>					
I <sub>T(AV)</sub>	Mean on-state current	180° sin, 50 Hz, Th=55°C, double side cooled		830	A
I <sub>T(AV)</sub>	Mean on-state current	180° sin, 1 kHz, Th=55°C, double side cooled		795	A
I <sub>TSM</sub>	Surge on-state current, non repetitive	sine wave, 10 ms	125	8,5	kA
I <sup>2</sup> t	I <sup>2</sup> t	without reverse voltage		361 x1E3	A <sup>2</sup> s
V <sub>T</sub>	On-state voltage	On-state current = 1000 A	25	2	V
V <sub>T(TO)</sub>	Threshold voltage		125	1,38	V
r <sub>T</sub>	On-state slope resistance		125	0,435	mohm
<b>SWITCHING</b>					
di/dt	Critical rate of rise of on-state current, min	From 75% VDRM up to 1200 A, gate 20V 10 ohm	125	400	A/µs
dv/dt	Critical rate of rise of off-state voltage, min	Linear ramp up to 70% of VDRM	125	500	V/µs
t <sub>d</sub>	Gate controlled delay time, typical	VD=100V, gate source 20V, 10 ohm, tr=1 µs	25	0,4	µs
t <sub>q</sub>	Circuit commutated turn-off time	di/dt = 20 A/µs, I = 400 A dV/dt = 200 V/µs, up to 75% VDRM	125	25	µs
Q <sub>rr</sub>	Reverse recovery charge	di/dt = 60 A/µs, I = 1000 A	125	300	µC
I <sub>rr</sub>	Peak reverse recovery current	VR = 50 V		150	A
I <sub>H</sub>	Holding current, typical	VD=5V, gate open circuit	25	45	mA
I <sub>L</sub>	Latching current, typical	VD=12V, tp=30µs	25	70	mA
<b>GATE</b>					
V <sub>GT</sub>	Gate trigger voltage	VD=5V	25	3,5	V
I <sub>GT</sub>	Gate trigger current	VD=5V	25	350	mA
V <sub>GD</sub>	Non-trigger gate voltage, min.	VD=VDRM	125	0,25	V
V <sub>FGM</sub>	Peak gate voltage (forward)		25	30	V
I <sub>FGM</sub>	Peak gate current		25	10	A
V <sub>RGM</sub>	Peak gate voltage (reverse)		25	5	V
P <sub>GM</sub>	Peak gate power dissipation	Pulse width 100 µs	25	150	W
P <sub>G(AV)</sub>	Average gate power dissipation		25	3	W
<b>MOUNTING</b>					
R <sub>th(j-h)</sub>	Thermal impedance, DC	Junction to heatsink, double side cooled		37	°C/kW
T <sub>j</sub>	Operating junction temperature			-30 / 125	°C
F	Mounting force			11.0 / 13.0	kN
	Mass			290	g
<b>ORDERING INFORMATION : ATF857 S 12 L</b> _____ tq code					
standard specification _____ VDRM&VRRM/100					
			tq code		
	D 10 µs	C 12 µs	B 15 µs	A 20 µs	L 25 µs
	M 30 µs	N 35 µs	P 40 µs	R 45 µs	S 50 µs
	T 60 µs	U 70 µs	W 80 µs	X 100µs	Y 150µs



ON-STATE CHARACTERISTIC  
T<sub>j</sub> = 125 °C



SURGE CHARACTERISTIC  
T<sub>j</sub> = 125 °C



TRANSIENT THERMAL IMPEDANCE  
DOUBLE SIDE COOLED




Cathode terminal type DIN 46244 - A 4.8 - 0.8

Gate terminal type AMP 60598 - 1


All the characteristics given in this data sheet are guaranteed only with uniform clamping force, cleaned and lubricated heatsink, surfaces with flatness < .03 mm and roughness < 2 μm. In the interest of product improvement POSEICO SpA reserves the right to change any data given in this data sheet at any time without previous notice. If not stated otherwise the maximum value of ratings (symbols over shaded background) and characteristics is reported.

Distributed by




## SWITCHING CHARACTERISTICS

REVERSE RECOVERY CHARGE  
 $T_j = 125\text{ }^\circ\text{C}$



REVERSE RECOVERY CURRENT  
 $T_j = 125\text{ }^\circ\text{C}$



$$t_a = I_{rr} / (di/dt) \quad t_b = t_{rr} - t_a$$

$$\text{Softness (s factor)} \quad s = t_b / t_a$$

$$\text{Energy dissipation during recovery } E_r = V_r \cdot (Q_{rr} - I_{rr} \cdot t_a / 2)$$

