

FAST SWITCHING THYRISTOR
ATF587

 Repetitive voltage up to
 Mean on-state current
 Surge current
 Turn-off time

 1200 V
 350 A
 4,5 kA
 25 μ s

FINAL SPECIFICATION

gen 18 - ISSUE : 5


Symbol	Characteristic	Conditions	T _j °C1	Value	Unit			
BLOCKING								
V _{RRM}	Repetitive peak reverse voltage		125	1200	V			
V _{RSM}	Non-repetitive peak reverse voltage		125	1300	V			
V _{DRM}	Repetitive peak off-state voltage		125	1200	V			
I _{RRM}	Repetitive peak reverse current	V=V _{RRM}	125	40	mA			
I _{DRM}	Repetitive peak off-state current	V=V _{DRM}	125	40	mA			
CONDUCTING								
I _{T(AV)}	Mean on-state current	180° sin, 50 Hz, Th=55°C, double side cooled		350	A			
I _{T(AV)}	Mean on-state current	180° sin, 500 Hz, Th=55°C, double side cooled		315	A			
I _{TSM}	Surge on-state current, non repetitive	sine wave, 10 ms without reverse voltage	125	4,5	kA			
I ² t	I ² t			101 x1E3	A ² s			
V _T	On-state voltage	On-state current = 800 A	25	2,15	V			
V _{T(TO)}	Threshold voltage		125	1,38	V			
r _T	On-state slope resistance		125	0,830	mohm			
SWITCHING								
di/dt	Critical rate of rise of on-state current, min	From 75% V _{DRM} up to 900 A, gate 20V 10 ohm	125	200	A/ μ s			
dv/dt	Critical rate of rise of off-state voltage, min	Linear ramp up to 70% of V _{DRM}	125	500	V/ μ s			
td	Gate controlled delay time, typical	VD=100V, gate source 20V, 10 ohm, tr=1 μ s	25	0,4	μ s			
tq	Circuit commutated turn-off time	di/dt = 20 A/ μ s, I = 250 A dV/dt = 200 V/ μ s, up to 75% V _{DRM}	125	25	μ s			
Q _{rr}	Reverse recovery charge	di/dt = 60 A/ μ s, I = 1000 A VR = 50 V	125	190	μ C			
I _{rr}	Peak reverse recovery current			139	A			
I _H	Holding current, typical	VD=5V, gate open circuit	25	45	mA			
I _L	Latching current, typical	VD=12V, tp=30 μ s	25	70	mA			
GATE								
V _{GT}	Gate trigger voltage	VD=5V	25	3,5	V			
I _{GT}	Gate trigger current	VD=5V	25	350	mA			
V _{GD}	Non-trigger gate voltage, min.	VD=V _{DRM}	125	0,25	V			
V _{FGM}	Peak gate voltage (forward)		25	30	V			
I _{FGM}	Peak gate current		25	10	A			
V _{RGM}	Peak gate voltage (reverse)		25	5	V			
P _{GM}	Peak gate power dissipation	Pulse width 100 μ s	25	150	W			
P _{G(AV)}	Average gate power dissipation		25	3	W			
MOUNTING								
R _{th(j-h)}	Thermal impedance, DC	Junction to heatsink, double side cooled		95	°C/kW			
T _j	Operating junction temperature			-30 / 125	°C			
F	Mounting force			4,5 / 5,0	kN			
	Mass			55	g			
ORDERING INFORMATION : ATF587 S 12 L		tq code	D 10 μ s	C 12 μ s	B 15 μ s	A 20 μ s	L 25 μ s	_____
standard specification		_____	M 30 μ s	N 35 μ s	P 40 μ s	R 45 μ s	S 50 μ s	
		_____	T 60 μ s	U 70 μ s	W 80 μ s	X 100 μ s	Y 150 μ s	

ATF587 FAST SWITCHING THYRISTOR




FINAL SPECIFICATION gen 18 - ISSUE : 5



ON-STATE CHARACTERISTIC
 $T_j = 125 \text{ }^\circ\text{C}$



SURGE CHARACTERISTIC
 $T_j = 125 \text{ }^\circ\text{C}$



TRANSIENT THERMAL IMPEDANCE
DOUBLE SIDE COOLED



Cathode terminal type DIN 46244 - A 4.8 - 0.8

Gate terminal type AMP 60598 - 1

All the characteristics given in this data sheet are guaranteed only with uniform clamping force, cleaned and lubricated heatsink, surfaces with flatness < .03 mm and roughness < 2 μm .

In the interest of product improvement POSEICO SpA reserves the right to change any data given in this data sheet at any time without previous notice.

If not stated otherwise the maximum value of ratings (symbols over shaded background) and characteristics is reported.

Distributed by

